|
Concept Engineering GmbH |
We make things visible® |
|
|||||||||||||||||||||||||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
Home RTLvision® PRO GateVision® PRO SpiceVision® PRO SGvision™ PRO StarVision™ PRO Nlview™ Widgets T-engine™ Demos Downloads Press Releases Articles Events Sales Rep. Partnerships Corporate Info Contact us Impressum |
Concept Engineering provides visualization and debugging technology for the EDA market. Our automatic schematic generation, navigation and viewing technology is available as software component Nlview/T-engine for EDA tool providers as well as debugging tools RTLvision, GateVision, SpiceVision and SGvision for electronic design engineers. Our software helps SoC and chip design engineers to easily understand, develop, debug, optimize and document electronic designs. Our technology is used in many fields, including IP development, SoC design, synthesis, verification, post-layout analysis, parasitic network exploration, LVS, etc.
Design Automation Conference (DAC 2011)We thank all attendees who visited our booth at this year's Design Automation Conference in San Diego! Congratulations to Erik S. from Intel Corporation (Hillsboro), who is the winner of our DAC drawing and won an iPad 2. Concept Engineering′s NLVIEW™ Visualization Engine Adopted by Calypto Design Systems to Power the Debugging GUI of PowerPro® Product FamilyFREIBURG, Germany - June 6, 2011 - Concept Engineering and Calypto Design Systems have renewed an existing OEM agreement, allowing Calypto to integrate and use Concept Engineering′s Nlview automatic schematic generation and viewing software as the visualization engine for the complete PowerPro product family. Press Release. Concept Engineering Introduces Integrated Debugging Tool for Mixed-signal Design at DAC 2011FREIBURG, Germany - June 2, 2011 - Design and verification engineers who work on complex analog/mixed-signal (AMS) designs or who need to customize and integrate analog or digital IP building blocks into their system-on-chip (SoC) or integrated circuit (IC) designs will be able to assess a new analysis and debugging tool at DAC 2011. Press Release. Concept Engineering Announces 20th AnniversaryFREIBURG, Germany - December 21, 2010 - Concept Engineering, developer of visualization and debugging technology for the electronic design automation (EDA) market, celebrates the 20th year of providing customers with leading-edge visualization and debugging technology. Press Release. Concept Engineering′s Visualization Engine Adopted by Altos Design AutomationFREIBURG, Germany - June 14, 2010 - Concept Engineering today announced that Altos Design Automation has signed a worldwide licensing agreement to integrate and use Concept Engineering's Nlview™ visualization engine to power their new generation debug and process control graphical cockpit. Press Release. Concept Engineering Enhances Transistor-Level Schematic Generation TechnologyFREIBURG, Germany - June 14, 2010 - With more analog building blocks being integrated into modern mixed-signal systems-on-chip (SoCs) and with parasitic effects getting more complex with each process node, there is clear and increasing need for improved mixed-mode, analog, and parasitic network visualization capabilities. Recognizing this need, Concept Engineering has significantly improved analog and mixed-signal (A/MS) visualization capabilities for T-engine™, the company's core technology for automatic transistor-level schematic generation. Press Release. More Success Stories / CustomersCheck out our Press Archive to see why leading EDA vendors and semiconductor companies choose our advanced visualization and debugging technology to power their EDA tools and improve their design flows.
|
||||||||||||||||||||||||||||||||||||||||||||||
|
Copyright © 2011 by
Concept Engineering Last Modified: 2011/06/16.
|
|||||||||||||||||||||||||||||||||||||||||||||||
|
|
|||||||||||||||||||||||||||||||||||||||||||||||